

# METHOD FOR COMPRESSING OUTPUT DATA AND A PACKET COMMAND DRIVING TYPE MEMORY DEVICE

## BACKGROUND OF THE INVENTION

5

### Field of the Invention

*I believe all "bits" are "bytes" w/.*

The present invention relates to a packet command driving type memory device, particularly, to a method for compressing output data that can reduce a test time and discriminate exactly a position <sup>in</sup> which a fail is produced <sup>in</sup> and a memory device having a pre-fetched data output structure.

### Description of the Related Art

15

In a prior packet command driving type memory device, e.g., a memory device such as a RAMBUS DRAM, a data pass structure is drawn in Fig 1, Fig 2 is a detail drawing relating to A part (a dot <sup>cell</sup> line part) of Fig 1, <sup>and</sup> is a drawing showing a pass through which data from a core cell region 10 to an output pad DQ are outputted.

*part A*

When writing data, one <sup>of</sup> bit <sup>is</sup> data are transferred to an interface part (40) respectively, and data are packed by 8 <sup>BYTES</sup> bits during 4 clock cycles in a negative edge and a positive edge of each clock per each data pad (DQA0- DQA7, DQB0- DQB7). Even numbered data of <sup>the</sup> 8 bits <sup>of</sup> data packeted during 4 clock cycles, for example, are transferred to a data input <sup>of</sup> output part <sup>30</sup> via an interface part 40 in an ascending edge of a clock signal tclk, <sup>and</sup> odd numbered data, for example, are transferred to the data input <sup>of</sup> output part 30 via the interface part 40 in an ascending edge of a clock signal tclk. <sup>Both same?</sup>

The 8 bits <sup>of</sup> data transferred via the interface part 40 are transformed to parallel data of 8 bits WD<0:7> through a data input shift part (not drawn in a drawing) of the data input, output part 30 and transferred to the core cell region 10 via

a column control part 20 and written in a packet form. <sup>of</sup>  
 On one hand, when reading data, on the contrary, 8 bits<sub>1</sub> data  
 RD<0:7> read from the core cell region 10 in a packet form are  
 transferred to the data input<sup>of</sup> output part 30 via a column  
 5 control part 20, the data input<sup>of</sup> output part 30 transforms it  
 to series data via shift registers 31-34, a multiplexer and  
 drivers 41-44 of the interface part 40 transfer even number data  
 eread<0, 2, 4, 6> in an ascending edge of a clock signal tclk,  
 odd number data odd<1, 3, 5, 7> in a descending edge of a clock  
 10 signal tclk, to a data pad. Accordingly, 8 <sup>bytes of</sup> ~~bits~~ series data are  
 transferred in a packet form via respective data pads (DQA0- DQA7,  
 DQB0- DQB7) during 4 clock cycles.

A prior memory device having a data pass structure as described  
 above prefetched data by 8 bits from the core cell region 10,  
 15 outputted data in accordance with an ascending edge and a  
 falling edge of a clock signal via a shift register of the data  
 input, output part 30.

However, <sup>the</sup> ~~a~~ prior memory device having a data pass structure as  
 described above checked out <sup>the</sup> ~~an~~ output of every output data pad  
 20 of <sup>the</sup> ~~a~~ memory device and discriminated a fail of <sup>the</sup> ~~a~~ device in a  
 DA test mode, as a data output pass is separated every respective <sup>meaning?</sup>  
<sup>What is this?</sup> output data pin. Therefore, there was a problem that ~~an~~  
 efficiency falls when it is <sup>in</sup> ~~a~~ test for mass <sup>production of</sup> ~~producing~~ numerous  
 devices.

25 That is, the number of pins allocated for outputting data of  
 a tester is N, when the number of data output pads of a device  
 is 16, it was possible to test N/16 devices simultaneously at  
 a time.

Also, <sup>the</sup> ~~a~~ prior memory device compared the data read from the core  
 30 cell region via a read data comparing part and discriminated  
 whether a fail of <sup>the</sup> ~~a~~ memory device <sup>was</sup> ~~is~~ produced or not, <sup>and</sup> ~~thereby~~  
 outputted the result (Error\_out) via an output terminal SIO1 of  
 one error. However, <sup>the</sup> ~~a~~ prior memory device could discriminate  
 whether a fail <sup>was</sup> ~~is~~ produced by comparing the read data, but there  
 35 was a <sup>improper</sup> ~~improper~~ problem in a wafer level test, that one can't

know where <sup>in</sup> of a core cell region 10 a fail was produced, hence one has to seek <sup>out</sup> a repair cell.

## 5 SUMMARY OF THE INVENTION

The present invention is invented to solve the problem of the prior art, it is an object of the present invention to provide a method for compressing output data which can reduce a test  
10 time and a packet command driving type memory device with a pre-fetched data output structure.

It is another object of the present invention to provide a method for compressing output data which can grasp an address which a fail was produced when a fail is produced in a memory device  
15 and a packet command driving type memory device with a pre-fetched data output structure.

It is another object of the present invention to provide a packet command driving type memory device which can output data selectively in the time of a normal operation and a DA mode test  
20 by adding a circuit that can discriminate a kind of data to a front stage of a shift register of a data input, output part. To achieve the object of the present invention, a method for compressing output data of this invention is characterized to write first data of a certain bit in a corresponding address  
25 of core cell regions, read the first data of a certain bit written in the address, compare the written data and the read data by dividing it to an upper certain bit and a lower certain bit, generate compressed data of 1 bit with an information about whether a fail is.

Also, a method for compressing output data of this invention  
30 comprises a step for reading data from a core cell region and prefetching it to a first certain bit in a normal mode; a step for writing first data of certain bit in a corresponding address of the core cell region in a test mode; a step for reading the  
35 first data of certain bit written in the address of the core

cell region and prefetching it; a step for comparing the written data of certain bit and the read data of certain bit by dividing them to data of an upper certain bit and data of a lower certain bit; a step for compressing a first error signal of certain bit to 1 bit data with an information about whether a fail is according to a comparing result and generating it; a step for selecting first data of certain bit prefetched in a normal mode or the first error signal of certain bit in a test mode according to a control signal; a step for shifting selected data of certain bit in an ascending edge and a descending edge of a clock signal and outputting them serially via a number of output pads in a normal mode; a step for shifting selected data of certain bit in an ascending edge and a descending edge of a clock signal and outputting them serially via corresponding one of a number of output pads in a test mode.

The first prefetched data of certain bit or the written and read data are 8 bits data, the 8 bits data are divided to upper 4 bits data or lower 4 bits data and compressed to 1 bit data with a fail information when it is a test mode.

Also, a packet command driving type memory device of this invention comprises a read data comparing part for receiving and comparing first data of certain bit read from a core cell region and generating compressed 2 bits data; a data input, output part for shifting the data compressed via the read data comparing part or the data read from the core cell region and transforming it to series data according to a clock signal; an interface part for outputting the data read from the data input, output part according to the clock signal serially in a packet form via an output pad.

The read data comparing part comprises a number of comparators for receiving and comparing upper or lower 4 bits data of prefetched 8 bits data according to a control signal and generating 1 bit compressed data with a fail information respectively; a selecting means for selecting the prefetched 8 bits data in a normal mode, and the compressed 8 bits data

from a corresponding fourth comparator of the numbers of comparators in a test mode according to the control signal. The respective comparator comprises a first to a fourth comparing means for receiving the written 4 bits data and the read 4 bits data and comparing them by 1 bit and generating a first to a fourth comparing signal according to the control signal; a generating means for receiving the first to the fourth comparing signal generated from the first to the fourth comparing means and generating 1 bit compressed data with an information about whether a fail is.

The first to the fourth comparing means comprises a first NAND GATE for receiving corresponding 1 bit signal of the written 4 bits data and the control signal respectively; a second NAND GATE for receiving corresponding 1 bit signal of the read 4 bits data and the control signal; a third NAND GATE for receiving outputs of the first and the second NAND GATE; a first and a second NMOS Transistor having gates and drains receiving the outputs of the first and the second NAND GATE; a first and a second PMOS Transistor connected in series between a power voltage and a source of the first and the second NMOS Transistor, having gates receiving the outputs of the first and the second NAND GATE; a third PMOS Transistor having a gate receiving an output of the third NAND GATE and a source receiving a power voltage and drains connected between sources of the first and the second NMOS Transistor and drains of the first and the second PMOS Transistor; generates the first to the fourth comparing signal respectively via sources of the first and the second NMOS Transistor connected commonly and drains of the first to the third PMOS Transistor.

The generating means comprises a fourth NAND GATE for receiving the first to the fourth comparing signal generated from the first to the fourth comparing means and generating 1 bit compressed data with a fail information.

Also, The present invention comprises a number of comparators for receiving and comparing 8 bits data read from the core cell

region and generating 4 bits compressed data, receiving and comparing upper or lower 4 bits data of 8 bits prefetched data according to the control signal and generating 1 bit compressed data with a fail information respectively; a selecting means  
5 for selecting the 8 bits prefetched data in a normal mode, and the compressed 8 bits data from a corresponding fourth comparator of the numbers of comparators in a test mode according to the control signal.

A packet command driving type memory device of this invention  
10 comprises a read data comparing part having a number of comparators for receiving and comparing upper or lower 4 bits data of 8 bits prefetched data according to the control signal and generating 2 bits comparing signal, a selecting means for selecting the 8 bits prefetched data in a normal mode, and the  
15 compressed 8 bits data from a corresponding fourth comparator of the numbers of comparators in a test mode according to the control signal; a data input, output part for shifting the data compressed via the read data comparing part or the data read from the core cell region and transforming it to series data  
20 according to a clock signal; an interface part for outputting the data read from the data input, output part according to the clock signal serially via an output pad.

## 25 BRIEF DESCRIPTION OF THE INVENTION

Fig 1 shows a data pass structure in a packet command driving type memory device of the prior art.

Fig 2 shows a data pass between an interface part and a data  
30 input, output part in a packet command driving type memory device of Fig 1 in detail.

Fig 3 shows a data pass structure between a read data comparing part and an interface part and a data input, output part in a packet command driving type memory device having a read data  
35 comparing part according to an embodiment of the present

invention.

Fig 4 shows a data pass between a read data comparing part and an interface part and a data input, output part in a packet command driving type memory device of Fig 3 in detail.

5 Fig 5 shows each data output shift part in a data input, output part of Fig 4 in detail.

Fig 6 shows each comparator in a read data comparing part of Fig 4 in detail.

10 Fig 7A to Fig 7H show operation waveforms in a case that a packet command driving type memory device of this invention performs DA mode.

#### DETAILED DESCRIPTION OF THE INVENTION

15 Hereinafter, a preferred embodiment of the present invention will be explained in more detail with reference to the accompanying drawings.

20 Fig 3 shows a data pass structure between a read data comparing part and an interface part and a data input, output part in a packet command driving type memory device having a read data comparing part according to an embodiment of the present invention. A data pass of a packet command driving type memory device according to an embodiment of the present invention has  
25 a structure that a core cell region 100, a column control part 200, a data input, output part 300, an interface part 400, a data pad(DQA or DQB) and a read data comparing part 500 for outputting data read in a normal mode or compressed data having a fail information when it is a DA mode test are arranged  
30 between the column control part 200 and the data input, output part 300.

Fig 4 shows B part(a dot line part) in a data pass structure of Fig 3 in detail, is a drawing that shows a pass that data from the core cell region 100 to an output pad(DQ) are outputted  
35 selectively via the read data comparing part 500 when it is a





That is, by that even data being transferred via each shift register for even number of the shift registers 301-304 are transferred to a corresponding data pad via the interface part 400 in an ascending edge of the clock signal TestClkR, that odd data being transferred via a shift register for odd are transferred to a corresponding data pad via the interface part 400 in a descending edge of the clock signal TestClkR, 8 bits series data are transferred serially in a packet form via respective output pads (DQA0-DQA7 or DQB0-DQB7) during 4 clocks.

That is, the comparators 501, 503, 505, 507 receive upper 4 bits data RD<0:3> of 8 bits data read from the core cell region 100 respectively and generate 1 bit compressed data error<0>, error<2>, error<4>, error<6>, the comparators 502, 504, 506, 508 receive lower 4 bits data RD<4:7> respectively and generate 1 bit compressed data error<1>, error<3>, error<5>, error<7>.

9

Therefore, as 2 comparators of each comparing block of each read data comparing part 500 receive 8 bits data and generate 2 bits compressed data, respective 8 bits data corresponding to the adjacent 4 data pads are divided to upper 4 bits or lower 4 bits respectively and compressed to 1 bit data error<0> - error<7> via comparators 501, 502, 503, 504, 505, 506, 507, 508 of each comparing block and thereby 8 bits compressed data error<0:7> are generated. Accordingly, 32 bits data being read respectively by 8 bits in response to the adjacent 4 data pads and compressed to 8 bits compressed data error<0:7> and outputted only to a second input terminal I1 of a multiplexer 509 arranged in a corresponding comparing block of respective comparing blocks of the read data comparing part 500.

The multiplexer 509 selects the data error<0:7> compressed via the comparators 501-508 according to the control signal(S\_DATEST), the data New RD<0:7> selected via the multiplexer 509 are shifted to parallel data via the shift register 301, transformed to series data via a multiplexer and a driver of the interface part 400 and outputted via one corresponding output pad DQB0 of adjacent 4 pads DQB0-DQB3. At this time, as a second input terminal I2 of multiplexers 510-512 is grounded and transfers data New RD<0:7> in a low state to shift registers 302-304 according to the control signal(S\_DATEST), it doesn't affect to redundant 3 data pads DQ1-DQ3 of adjacent 4 data pads.

Accordingly, whether a fail is is decided by using 8 bits data being outputted serially via an output pad DQB0 when it is a DA mode test.

Fig 5 shows one example of shift registers 301-304 of a data input, output part in a memory device having a prefetched data output structure according to the present invention in detail. Shift registers 301-304 according to the present invention comprise a first shift register (301-1 - 304-1) for even number data for shifting even data of 8 bits data New RD<0:7> being inputted via multiplexers 509-512 in an ascending edge of a

clock signal TestClkR, a second shift register (301-2 - 304-2) for even number data for shifting odd data of 8 bits data New RD<0:7> being inputted via the multiplexers 509-512 in a descending edge of a clock signal TestClkR.

5 Fig 6 shows an example of respective comparators 301-304 in a memory device according to the present invention, is explained with reference to a comparator 301.

Referring to Fig 6, the read data comparing part 500 of the present invention comprises a number of comparators 501-508 for  
10 storing 8 bits data WD<0:7> in the core cell region 100, and then reading 8 bits data RD<0:7> immediately and comparing them by 4 bits, respective comparators 501-508 compare upper 4 bits data WD<0:3> of written 8 bits data WD<0:7> with upper 4 bits data RD<0:3> of read 8 bits data RD<0:7> or lower 4 bits data  
15 WD<4:7> of written 8 bits data WD<0:7> with lower 4 bits data RD<4:7> of read 8 bits data RD<0:7>.

This comparator 301 comprises a number of comparing means 521-524 for comparing 4 bits data WD<0:3> written or WD<4:7> with 4 bits data RD<0:3> read or RD<4:7> by 1 bit respectively,  
20 a generating means 525 for receiving an output signal of the numbers of comparing means 521-524 and generating 1 bit compressed data with an information about whether a fail is. The comparing means 521-524 comprise a first NAND GATE 526 for receiving a corresponding 1 bit signal of the 4 bits data WD<0:3>  
25 written and a control signal (S\_DATEST) being inputted as an enable signal EN, a second NAND GATE 527 for receiving a corresponding 1 bit signal of the 4 bits data RD<0:3> read and a control signal (S\_DATEST) being inputted as an enable signal EN, a first NMOS Transistor 528 having a gate receiving an output  
30 of the second NAND GATE 527 and a drain receiving an output of the first NAND GATE 526, a second NMOS Transistor 529 having a gate receiving an output of the first NAND GATE 526 and a drain receiving an output of the second NAND GATE 527, a first and a second PMOS Transistor 530, 531 having gates receiving output  
35 signals of the first and the second NAND GATE 526, 527, being

connected between a power voltage Vcc and sources of the first and the second NMOS Transistor 528, 529 in series, a third NAND GATE 532 for receiving the output signals of the first and the second NAND GATE 526, 527, a third PMOS Transistor 533 having  
5 a gate receiving an output of the third NAND GATE and a source receiving a power voltage, a drain connected between sources of the first and the second NMOS Transistor 528, 529 and drains of the first and the second PMOS Transistor 530, 531.

The comparing means 521-524 generate a first comparing signal  
10 OUT1 to a fourth comparing signal OUT4 via the sources of the first and the second NMOS Transistor 528, 529 and the drains of the first to the third PMOS Transistor 530, 531, 533.

The generating means 525 receives the first to the fourth comparing signal OUT1-OUT4 and generates 1 bit compressed data  
15 ERROR<0:7> having an information about whether a fail is.

Hereinafter, an operation of each comparator of the present invention having a composition as described above will be explained.

In a case that 1 bit read data and 1 bit written data inputted  
20 to each comparator are same, for example, In a case that they are same as '0', all the outputs of the first and the second NAND GATE 526, 527 become a high state, the first and the second NMOS Transistor 528, 529 are turned on, an output of a NAND GATE 532 receiving the outputs of the first and the second NMOS  
25 Transistor 528, 529 becomes a low state and a PMOS Transistor 533 is turned on. Therefore, all the comparing means 521-524 output comparing signals OUT1-OUT4 in a high state, compressed data error<0:7> in a low state via a NAND GATE 525 of the generating means respectively.

On one hand, in the case that 1 bit read data and 1 bit written  
30 data inputted to each comparator are same as '1', as a control signal (S\_DATEST) which is an enable signal EN is in a high state when it is a DA mode test, all the outputs of the first and the second NAND GATE 526, 527 become a high state, the first and  
35 the second NMOS Transistor 528, 529 are turned off according

to this, PMOS Transistors 530, 531 are turned on. Accordingly, the first to the fourth comparing signal OUT1-OUT4 being outputted from the comparing means 521-524 of each comparator become a high state and output compressed data error<0:7> in a low state via a NAND GATE of the generating means 525.

Next, in the case that 1 bit read data and 1 bit written data are different each other, for example, in the case that the written data WD are in a high state and the read data RD are in a low state, the first NMOS Transistor 528 is turned off and the second NMOS Transistor 529 is turned on, on the contrary, in the case that the written data WD are in a low state and the read data RD are in a high state, the first NMOS Transistor 528 is turned on and the second NMOS Transistor 529 is turned off, thereby the third PMOS Transistor 533 is turned off, the first PMOS Transistor 530 and the second PMOS Transistor 531 being not turned on.

Accordingly, the comparing means 521-524 of each comparator generate comparing signals OUT1-OUT4 in a low state respectively, output 1 bit compressed data error<0:7> by that an output of a NAND GATE of the generating means 525 receiving these becomes a high state.

As described above, the comparing means 521-524 of each comparator compare the written 1 bit data with the read 1 bit data, perform a logic operation such as an Exclusive NOR GATE that generates a high state signal in the case that two inputs are same, a low state signal in the case that two inputs are different each other.

The present invention compares upper or lower 4 bits data of 8 bits data written in the core cell region 100 with upper or lower 4 bits data of 8 bits data read from the core cell region 100 via the read data comparing part 500 and generates 1 bit compressed data error<0> - error<7> having an information about whether a fail is respectively. The 8 bits error data error<0:7> that the 4 bits data having an information about whether a fail is compressed by 1 bit are outputted via a DQB0 pad.

5

10

30

35

changed form within the scope that doesn't depart from the point  
of this invention.

09504086 062700